Display device

ABSTRACT

To provide a display device in which parasitic capacitance between wirings can be reduced while preventing increase in wiring resistance. To provide a display device with improved display quality. To provide a display device with low power consumption. A pixel of the liquid crystal display device includes a signal line, a scan line intersecting with the signal line, a first electrode projected from the signal line, a second electrode facing the first electrode, and a pixel electrode connected to the second electrode. Part of the scan line has a loop shape, and part of the first electrode is located in a region overlapped with an opening of the scan line. In other words, part of the first electrode is not overlapped with the scan line.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a display device and a method for manufacturing the display device.

2. Description of the Related Art

In recent years, as liquid crystal display devices in which viewing angle characteristics and display quality are improved, vertically aligned (VA) liquid crystal display devices are provided. As VA liquid crystal display devices, a multi-domain liquid crystal display device including one pixel provided with a plurality of pixel electrodes and thin film transistors which are connected to the respective pixel electrodes and control the potentials of the respective pixel electrodes is provided. When one pixel is provided with a plurality of pixel electrodes, liquid crystal alignment can be made different in each pixel electrode; therefore, a multi-domain liquid crystal display device can have a larger viewing angle than those of conventional VA liquid crystal display devices (see Patent Document 1).

Moreover, there is a trend in a liquid crystal display device toward a larger screen, e.g., a 60-inch diagonal screen, and further, the development of a liquid crystal display device is aimed even at a screen size of a diagonal of 120 inches or more. In addition, a trend in resolution of a screen is toward higher definition, e.g., high-definition (HD) image quality (1366×768) or full high-definition (FHD) image quality (1920×1080), and prompt development of a so-called 4K Digital Cinema liquid crystal display device, which has a resolution of 3840×2048 or 4096×2180, is also pushed.

In order to reduce afterimages and improve the display quality, the driving rate has been doubled (also referred to as a double-frame rate driving), and further, driving at a quadruple-frame rate or a higher rate than the quadruple-frame rate has been considered. Further, in order to realize a liquid crystal display device with three-dimensional (3D) display, an image for a right eye and an image for a left eye need to be displayed alternately; thus, the liquid crystal display device is required to be driven at the double-frame rate or a higher rate than the double-frame rate.

REFERENCE

[Patent Document 1] Japanese Published Patent Application No. 2006-317867

SUMMARY OF THE INVENTION

However, as a liquid crystal display device has a larger size and a higher definition, the number of pixels needed for the liquid crystal display device are significantly increased and writing time for one pixel is shortened. Therefore, a thin film transistor which controls the potential of a pixel electrode is required to have high speed operation, high on-current, and the like.

Further, increase in wiring resistance and parasitic capacitance between wirings causes delay of signal transmission to an end portion of a signal line. As a result, deterioration of display quality, such as display unevenness or a defect in grayscale, or increase in power consumption is caused.

An object of one embodiment of the present invention is to provide a display device in which parasitic capacitance between wirings can be reduced while preventing increase in wiring resistance. An object of one embodiment of the present invention is to provide a display device with improved display quality. An object of one embodiment of the present invention is to provide a display device with low power consumption.

In a liquid crystal display device of one embodiment of the present invention, a pixel includes a signal line, a scan line intersecting with the signal line, a first electrode projected from the signal line, a second electrode facing the first electrode, and a pixel electrode connected to the second electrode. Part of the scan line has a loop shape including an opening, and part of the first electrode is located in a region overlapped with the opening of the scan line. In other words, part of the first electrode is not overlapped with the scan line.

In a multi-domain liquid crystal display device of one embodiment of the present invention, a pixel includes a signal line, a scan line intersecting with the signal line, a first electrode projected from the signal line, a plurality of second electrodes facing the first electrode, and a plurality of pixel electrodes connected to the plurality of second electrodes. Part of the scan line has a loop shape including an opening. A first thin film transistor includes the scan line, the first electrode, the gate insulating film, the semiconductor film, and one of the plurality of second electrodes, and the opening of the scan line and the first electrode are overlapped with each other. In addition, a second thin film transistor includes the scan line, the first electrode, the gate insulating film, the semiconductor film, and another one of the plurality of second electrodes, and the opening of the scan line and the first electrode are overlapped with each other.

In the above scan line, part of the scan line is a region having a loop shape including an opening and the other pan of the scan line is a region extending in a direction intersecting with the signal line. In the part of the scan line, it is preferable that the total width of the scan lines interposing the opening be larger than the width of the other portion of the scan line. Alternatively, it is preferable that an end portion of the part of the scan line be located on an outer side than an end portion of the other part of the scan line. Moreover, the scan line has the loop shape in a region where the end portion of the part of the scan line is located on the outer side than the end portion of the other part of the scan line.

Note that the first electrode serves as one of the source electrode and the drain electrode of each of the first and second thin film transistors. The one of the plurality of second electrodes serves as the other of the source electrode and the drain electrode of the first thin film transistor, and the another one of the plurality of second electrodes serves as the other of the source electrode and the drain electrode of the second thin film transistor.

The first electrode may be provided between the plurality of second electrodes when seen from the above. Alternatively, the second electrode and a third electrode may be provided on one side of the first electrode when seen from the above.

A plurality of thin film transistors have the first electrode which serves as the one of the source electrode and the drain electrode, in common. Therefore, the area where the one of the source electrode and the drain electrode and the scan line are overlapped with each other can be reduced, and parasitic capacitance generated between the scan line and the first electrode can be reduced while keeping the aperture ratio of a pixel.

In addition, part of the scan line has a loop shape including an opening, and the first electrode which serves as the one of the source electrode and the drain electrode in the thin film transistor is located in a region overlapped with the opening. Thus, the area where the scan line having a loop shape and the first electrode are overlapped with each other can be reduced and parasitic capacitance between the scan line and the first electrode can be reduced.

By applying one embodiment of the present invention, parasitic capacitance between wirings can be reduced while preventing increase in wiring resistance and keeping the aperture ratio of a pixel. By applying one embodiment of the present invention, display quality of a display device can be improved. By applying one embodiment of the present invention, power consumption of a display device can be reduced.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a top view illustrating a structure of a pixel of a display device according to one embodiment of the present invention.

FIGS. 2A and 2B are circuit diagrams each illustrating a configuration of a multi-domain pixel.

FIGS. 3A and 3B are cross-sectional views illustrating a thin film transistor and a capacitor of a display device according to one embodiment of the present invention.

FIG. 4 is a top view illustrating a structure of a pixel of a display device according to one embodiment of the present invention.

FIG. 5 is a cross-sectional view illustrating a thin film transistor of a display device according to one embodiment of the present invention.

FIGS. 6A to 6D are cross-sectional views illustrating a method for manufacturing a thin film transistor of a display device according to one embodiment of the present invention.

FIGS. 7A and 7B are cross-sectional views illustrating a method for manufacturing a thin film transistor of a display device according to one embodiment of the present invention.

FIGS. 8A to 8C are top views each illustrating a structure of a pixel of a display device according to one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, embodiments of the present invention are described with reference to the drawings. However, the present invention is not limited to the following description. It is easily understood by those skilled in the an that the mode and detail can be variously changed unless departing from the scope and spirit of the present invention. Therefore, the present invention is not construed as being limited to the following description of the embodiments. Note that reference numerals denoting the same portions are commonly used in different drawings.

Note that in this specification, the terms “first”. “second”, “third”, and “n-th” (n is a natural number) are used in order to avoid confusion among components and do not limit the number of components.

Embodiment 1

In this embodiment, a structure of a pixel of a liquid crystal display device in which wiring capacitance is reduced will be described with reference to FIG. 1. FIGS. 2A and 2B. FIGS. 3A and 3B, and FIGS. 8A to 8C. Note that a pixel in which one pixel is provided with a plurality of subpixels is described as a pixel 100 in this embodiment; however, one embodiment of the present invention is not limited thereto.

FIG. 1 is a top view of the pixel 100 of a multi-domain liquid crystal display device, which is described in this embodiment. FIG. 2A is a circuit diagram of the pixel 100 in FIG. 1. FIG. 2B is a circuit diagram of a conventional pixel. FIG. 3A is a cross-sectional view taken along dashed-and-dotted line A-B in FIG. 1. FIG. 3B is a cross-sectional view taken along dashed-and-dotted line C-D in FIG. 1. FIG. 8A is an enlarged top view of the vicinity of a thin film transistor 136 and a thin film transistor 137 in FIG. 1. FIG. 8B is a top view illustrating only a scan line 103, a scan line 103 a, a scan line 103 b, a capacitor wiring 105 a, and a capacitor wiring 105 h using hatching in order to make the shapes of the scan line 103, the scan line 103 a, and the scan line 103 b in FIG. 8A clear. FIG. 8C is a top view illustrating only a signal line 121, a first electrode 123, a second electrode 125 a, and a third electrode 125 b using hatching in order to make the shape of the first electrode 123 in FIG. 8A clear. Note that FIGS. 8B and 8C are each a reduced view of part of FIG. 1.

As illustrated in FIG. 1 and FIG. 2A, the pixel 100 includes the scan line 103; the signal line 121 which intersects with the scan line 103; and the capacitor wiring 105 a and the capacitor wiring 105 b which extend in the same direction as the scan line 103. The scan line 103 is provided between the capacitor wiring 105 a and the capacitor wiring 105 b.

The pixel 100 includes the thin film transistor 136 and the thin film transistor 137 in the vicinity of the intersection portion of the scan line 103 and the signal line 121. The thin film transistor 136 includes a semiconductor film 135 overlapped with the scan line 103, and the first electrode 123 and the second electrode 125 a which are overlapped with the semiconductor film 135. The first electrode 123 is a region projected from the signal line 121. The first electrode 123 and the second electrode 125 a serve as a source electrode and a drain electrode in the thin film transistor 136.

The thin film transistor 137 includes the semiconductor film 135 overlapped with the scan line 103, and the first electrode 123 and the third electrode 125 b which are overlapped with the semiconductor film 135. The first electrode 123 and the third electrode 125 b serve as a source electrode and a drain electrode in the thin film transistor 137.

The second electrode 125 a included in the thin film transistor 136 is connected to a pixel electrode 139 a. In other words, the thin film transistor 136 is connected to a liquid crystal element 142 including the pixel electrode 139 a through the second electrode 125 a. Further, one electrode of a capacitor 140 is connected to the pixel electrode 139 a and the second electrode 125 a of the thin film transistor 136, and the other electrode of the capacitor 140 is connected to the capacitor wiring 105 a (see FIG. 2A).

The third electrode 125 b included in the thin film transistor 137 is connected to a pixel electrode 139 b. In other words, the thin film transistor 137 is connected to a liquid crystal element 143 including the pixel electrode 139 b through the third electrode 125 b. One electrode of a capacitor 141 is connected to the pixel electrode 139 b and the third electrode 125 b of the thin film transistor 137, and the other electrode of the capacitor 141 is connected to the capacitor wiring 105 b (see FIG. 2A). In other words, the thin film transistor 136 and the thin film transistor 137 are located almost at the center of the pixel 100 when seen form the above and formed between the pixel electrode 139 a and the pixel electrode 139 b which are subpixels of the pixel 100. When the thin film transistors 136 and 137 are provided between the pixel electrode 139 a and the pixel electrode 139 b, the connection distance between the second electrode 125 a and the pixel electrode 139 a and the connection distance between the third electrode 125 b and the pixel electrode 139 b can be shortened, so that parasitic capacitance generated between the second electrode 125 a and the pixel electrode 139 a and between the third electrode 125 h and the pixel electrode 139 b can be reduced and decrease in aperture ratio of the pixel 100 can be prevented.

The thin film transistor 136 and the thin film transistor 137 include the first electrode 123 which is one of the source electrode and the drain electrode, in common. In other words, in each pixel, only the first electrode 123 is an electrode projected from the signal line and is common in the thin film transistors 136 and 137; therefore, parasitic capacitance generated between the scan line 103 and the first electrode 123 projected from the signal line 121 can be reduced.

In the vicinity of a region where the thin film transistor 136 and the thin film transistor 137 are formed; the scan line 103 has a loop shape in which the scan line 103′ becomes the scan line 103 a and the scan line 103 b and includes an opening 126. In other words, a scan line is formed using the scan line 103 which is a region extending in a direction intersecting with the signal line 121, and the scan line 103 a and the scan line 103 b which form a loop shape with the opening 126 interposed therebetween. At this time, the total width of the scan line 103 a and the scan line 103 b interposing the opening 126 is larger than the width of the scan line 103. Alternatively, in the scan line 103 a and the scan line 103 b which form the loop shape, end portions of the scan line 103 a and the scan line 103 b are projected on outer sides than end portions of the scan line 103 (see FIG. 8B). Part of the first electrode 123 is provided in the opening provided between the scan line 103 a and the scan line 103 b which form the loop shape (see FIG. 8C). Since the total width of the scan line 103 a and the scan line 103 b is larger than the width of the scan line 103, increase in wiring resistance can be prevented and defects of the semiconductor device due to heat, electrostatic discharge, or the like can be reduced in the scan line 103 a and the scan line 103 b which diverge from the scan line 103.

Note that as illustrated in FIG. 2A and FIG. 8A, in the thin film transistor 136, parasitic capacitance C4 is generated in a portion where the scan line 103 a and the first electrode 123 are overlapped with each other. Further, parasitic capacitance C5 is generated in a portion where the scan line 103 a and the second electrode 125 a are overlapped with each other. In the thin film transistor 137, parasitic capacitance C6 is generated in a portion where the scan line 103 b and the first electrode 123 are overlapped with each other. Further, parasitic capacitance C7 is generated in a portion where the scan line 103 b and the third electrode 125 b are overlapped with each other.

Here, as a reference example, FIG. 2B is a circuit diagram of a pixel 200 which includes a scan line 203 having a linear shape, not a loop shape, in regions overlapped with thin film transistors 236 and 237 and in which different electrodes are connected to the signal line 121 in the thin film transistors 236 and 237. The structure similar to that in FIG. 2A is denoted by the same reference numerals, and description thereof is omitted.

As illustrated in FIG. 2B, the pixel 200 includes the scan line 203; the signal line 121 which intersects with the scan line 203; and the capacitor wiring 105 a and the capacitor wiring 105 b which extend in the same direction as the scan line 203. The scan line 203 is provided between the capacitor wiring 105 a and the capacitor wiring 105 b.

The pixel 200 includes the thin film transistor 236 and the thin film transistor 237 in the vicinity of the intersection portion of the scan line 203 and the signal line 121. The thin film transistor 236 includes a gate electrode connected to the scan line 203, a first electrode projected from the signal line 121, and a second electrode connected to the liquid crystal element 142. One electrode of the capacitor 140 is connected to the pixel electrode included in the liquid crystal element 142 and the second electrode of the thin film transistor 236, and the other electrode of the capacitor 140 is connected to the capacitor wiring 105 a.

The thin film transistor 237 includes a gate electrode connected to the scan line 203, a third electrode projected from the signal line 121, and a fourth electrode connected to the liquid crystal element 143. One electrode of the capacitor 141 is connected to the pixel electrode included in the liquid crystal element 143 and the fourth electrode of the thin film transistor 237, and the other electrode of the capacitor 141 is connected to the capacitor wiring 105 b.

Note that in the thin film transistor 236, parasitic capacitance C14 is generated in a portion where the scan line 203 and the first electrode are overlapped with each other. Further, parasitic capacitance C15 is generated in a portion where the scan line 203 and the second electrode are overlapped with each other. In the thin film transistor 237, parasitic capacitance C16 is generated in a portion where the scan line 203 and the third electrode are overlapped with each other. Further, parasitic capacitance C17 is generated in a portion where the scan line 203 and the fourth electrode are overlapped with each other.

In the thin film transistor 136 and the thin film transistor 236, when the area of the portion where the scan line 103 a and the first electrode are overlapped with each other and the area of the portion where the scan line 203 and the first electrode are overlapped with each other are substantially the same, parasitic capacitance C4 and parasitic capacitance C14 are substantially the same. In addition, when the area of the portion where the scan line 103 a and the second electrode are overlapped with each other and the area of the portion where the scan line 203 and the second electrode are overlapped with each other are substantially the same, parasitic capacitance C5 and parasitic capacitance C15 are substantially the same. In the thin film transistor 137 and the thin film transistor 237, when the area of the portion where the scan line 103 b and the first electrode are overlapped with each other and the area of the portion where the scan line 203 and the third electrode are overlapped with each other are substantially the same, parasitic capacitance C6 and parasitic capacitance C16 are substantially the same. The area of the portion where the scan line 103 b and the third electrode are overlapped with each other and the area of the portion where the scan line 203 and the fourth electrode are overlapped with each other are substantially the same, parasitic capacitance C7 and parasitic capacitance C17 are substantially the same.

In the pixel 200 including the scan line 203 having a linear shape, not a loop shape, in a region overlapped with the thin film transistors, which is a comparative example, parasitic capacitance C11 is generated between the scan line 203 and the signal line 121 as illustrated in FIG. 2B. Further, in the thin film transistor 236 and the thin film transistor 237, in the case where electrodes which serve as source electrodes or drain electrodes are different electrodes (the first electrode in the thin film transistor 236 and the third electrode in the thin film transistor 237), that is, in the case where the first electrode of the thin film transistor 236 and the third electrode of the thin film transistor 237 are each connected to the signal line 121, parasitic capacitance C12 is generated between the scan line 203 and the first electrode and parasitic capacitance C13 is generated between the scan line 203 and the third electrode.

However, in the vicinity of the region where the thin film transistor 136 and the thin film transistor 137 are formed, the scan line 103 in this embodiment has a loop shape in which the scan line 103 becomes the scan line 103 a and the scan line 103 b, and includes the opening 126 as illustrated in FIG. 1 and FIG. 8B. The first electrode 123 is provided in the opening 126 provided between the scan line 103 a and the scan line 103 b which have the loop shape (see FIG. 8C). Therefore, parasitic capacitance is not generated between the scan line and the first electrode 123 in this region. In other words, parasitic capacitance C3 in FIG. 8A is zero. Note that parasitic capacitance C1 and parasitic capacitance C2 are generated between the scan line 103 a and the signal line 121 and between the scan line 103 b and the signal line 121, respectively.

When the total width of the scan line 103 a and the scan line 103 b is substantially the same as the width of the scan line 203, parasitic capacitance C11 in the pixel 200 and the total of parasitic capacitance C1 and parasitic capacitance C2 in the pixel 100 can be substantially the same; therefore, parasitic capacitance of the pixel 200 is larger than parasitic capacitance of the pixel 100 by parasitic capacitance C12 and parasitic capacitance C13.

In the pixel 100 in FIG. 1 and FIG. 2A, the thin film transistor 136 and the thin film transistor 137 include the first electrode 123 which is one of the source electrode and the drain electrode, in common (see FIG. 8C). Thus, resistance is generated in the first electrode 123.

However, in the case where the electrodes which serve as the source electrodes or the drain electrodes are different in the thin film transistor 236 and the thin film transistor 237 as illustrated in FIG. 2B, that is, in the case where the first electrode of the thin film transistor 236 and the third electrode of the thin film transistor 237 are each connected to the signal line 121, resistance is generated in each of the first electrode of the thin film transistor 236 and the third electrode of the thin film transistor 237.

From the above, as illustrated in FIG. 1 and FIG. 2A, the first electrode 123 projected from the signal line 121 is used as one of the source electrode and the drain electrode of each of the thin film transistors 136 and 137, so that the area where the scan line 103 and the first electrode 123 are overlapped with each other can be reduced and parasitic capacitance generated between the scan line 103 and the first electrode 123 can be reduced without a wide wiring width, that is, with keeping an aperture ratio. Note that here, the total width of the scan line 103 a and the scan line 103 b and the width of the scan line 203 are set substantially the same; however, the total width of the scan line 103 a and the scan line 103 h may be larger than the width of the scan line 103. Thus, increase in resistance of the scan line in the pixel can be prevented.

In the pixel 100 in FIG. 1, in the vicinity of a region where the signal line 121, the first electrode 123, the second electrode 125 a, and the third electrode 125 b intersect with the scan line 103 a, the scan line 103 b, the capacitor wiring 105 a, and the capacitor wiring 105 b, end portions of the semiconductor film 135 are located on outer sides than the portion where the signal line 121, the first electrode 123, the second electrode 125 a, and the third electrode 125 b intersect with the scan line 103 a, the scan line 103 b, the capacitor wiring 105 a, and the capacitor wiring 105 b. In other words, not only a gate insulating film but also the semiconductor film 135 is formed between the scan line 103 a and the signal line 121, between the scan line 103 b and the signal line 121, between the capacitor wiring 105 a and the signal line 121, between the capacitor wiring 105 b and the signal line 121, between the scan line 103 a and the first electrode 123, between the scan line 103 a and the second electrode 125 a, and between the scan line 103 b and the third electrode 125 b; thus, parasitic capacitance between the wirings can be reduced.

Note that in the thin film transistors in this embodiment, the second electrode 125 a and the third electrode 125 b are provided with the first electrode 123 provided therebetween. Therefore, a direction of current flow from the first electrode 123 to the second electrode 125 a and a direction of current flow from the first electrode 123 to the third electrode 125 b are opposite to each other. The pixel is divided to two and they are provided with thin film transistors with channel directions in which channel directions (directions of current flow) are different, whereby variations in electrical characteristics of the thin film transistor in each pixel due to variations in crystallinity of the semiconductor film 135 can be reduced. In addition, the thin film transistors 136 and 137 include the semiconductor film, in common; therefore, they can share a region with which the first electrode 123 and the semiconductor film are in contact. Accordingly, the area of the pixel 100 occupied by the thin film transistors 136 and 137 can be reduced.

Note that the structure where a pixel is provided with two thin film transistors is described in this embodiment; however, one embodiment of the present invention is not limited thereto. A structure where a pixel may be provided with three or more thin film transistors and a plurality of pixel electrodes connected to the thin film transistors may be employed.

Next, structures of the thin film transistor and the capacitor will be described with reference to FIGS. 3A and 3B.

FIG. 3A illustrates a cross-sectional structure of the thin film transistor 136 taken along dashed-and-dotted line A-B in FIG. 1.

The thin film transistor 136 includes, over a substrate 101, the scan line 103, the semiconductor film 135, a gate insulating film 107 provided between the scan line 103 and the semiconductor film 135, an impurity semiconductor film 127 and an impurity semiconductor film 129 which are in contact with the semiconductor film 135 and serve as a source region and a drain region, the first electrode 123 in contact with the impurity semiconductor film 127, and the second electrode 125 a in contact with the impurity semiconductor film 129. An insulating film 138 covering the gate insulating film 107, the semiconductor film 135, the impurity semiconductor film 127, the impurity semiconductor film 129, the first electrode 123, and the second electrode 125 a is formed. The pixel electrode 139 a which is connected to the second electrode 125 a in the opening of the insulating film 138 is formed.

As the substrate 101, a glass substrate; a ceramic substrate; a plastic substrate which has high heat resistance enough to withstand a process temperature of this manufacturing process; or the like can be used. In the case where the substrate does not need a light-transmitting property, a metal substrate, such as a stainless steel substrate, provided with an insulating film on its surface may be used. As the glass substrate, for example, an alkali-free glass substrate of barium borosilicate glass, aluminoborosilicate glass, aluminosilicate glass, or the like may be used. Note that there is no limitation on the size of the substrate 101. For example, any of glass substrates of the 3rd to 10th generations which are often used in liquid crystal display devices can be used.

Part of the scan line 103 serves as a gate electrode of the thin film transistor 136. The scan line 103 can be formed as a single layer or a stacked layer using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, scandium, or nickel or an alloy material which contains any of these materials as a main component. A semiconductor typified by polycrystalline silicon doped with an impurity element such as phosphorus, an Ag—Pd—Cu alloy, an Al—Nd alloy, an Al—Ni alloy, or the like may be used.

For example, the following is preferable as a two-layer structure of the scan line 103; a two-layer structure in which a molybdenum film is stacked over an aluminum film, a two-layer structure in which a molybdenum film is stacked over a copper film, a two-layer structure in which a titanium nitride film or a tantalum nitride film is stacked over a copper film, a two-layer structure in which a titanium nitride film and a molybdenum film are stacked, a two-layer structure in which a film of a copper-magnesium alloy containing oxygen and a copper film are stacked, a two-layer structure in which a film of a copper-manganese alloy containing oxygen and a copper film are stacked, a two-layer structure in which a copper-manganese alloy film and a copper film are stacked, or the like. As a three-layer structure, it is preferable to stack a tungsten film or a tungsten nitride film, an alloy film of aluminum and silicon or an alloy film of aluminum and titanium, and a titanium nitride film or a titanium film. By stacking a metal film functioning as a barrier film over a film having low electric resistance, electric resistance can be low and diffusion of a metal element from the metal film into the semiconductor film can be prevented.

Note that the capacitor wiring 105 a and the capacitor wiring 105 b are formed at the same time as the scan line 103. Therefore, the capacitor wiring 105 a and the capacitor wiring 105 b have a material and a stacked-layer structure similar to those of the scan line 103.

The gate insulating film 107 can be formed as a single layer or a stacked layer using a silicon oxide film, a silicon oxynitride film, a silicon nitride film, a silicon nitride oxide film, an aluminum oxide film, an aluminum nitride film, an aluminum oxynitride film, and/or an aluminum nitride oxide film. Note that in the case where the semiconductor film 135 is a microcrystalline silicon film, a layer of the gate insulating film 107, which is in contact with the semiconductor film 135, is formed using an oxide film such as a silicon oxide film or an aluminum oxide film, whereby nitrogen concentration at the interface with the semiconductor film 135 can be reduced, which leads to increase in reliability of electrical characteristics of the thin film transistor.

The silicon oxynitride means silicon that contains more oxygen than nitrogen, and preferably contains, when measured using Rutherford backscattering spectrometry (RBS) and hydrogen forward scattering (HFS), oxygen, nitrogen, silicon, and hydrogen at concentrations ranging from 50 at. % to 70 at. %, 0.5 at. % to 15 at. %, 25 at. % to 35 at. %, and 0.1 at. % to 10 at. %, respectively. Further, the silicon nitride oxide means silicon that contains more nitrogen than oxygen, and preferably contains, when measured using RBS and HFS, oxygen, nitrogen, silicon, and hydrogen at concentrations ranging from 5 at. % to 30 at. %, 20 at. % to 55 at. %, 25 at. % to 35 at. %, and 10 at. % to 30 at. %, respectively. Note that percentages of contained nitrogen, oxygen, silicon, and hydrogen fall within the ranges given above, where the total number of atoms contained in the silicon oxynitride or the silicon nitride oxide is defined as 100 at. %.

The semiconductor film 135 is formed using silicon, silicon germanium, or an oxide semiconductor. As a typical example of the oxide semiconductor, a four-component metal oxide such as an In—Sn—Ga—Zn—O film; a three-component metal oxide such as an In—Ga—Zn—O film, an In—Sn—Zn—O film, an In—Al—Zn—O film, a Sn—Ga—Zn—O film, an Al—Ga—Zn—O film, or a Sn—Al—Zn—O film; or a two-component metal oxide such as an In—Zn—O film, a Sn—Zn—O film, an Al—Zn—O film, or an In—Ga—O film can be used.

Further, the semiconductor film 135 can be formed as a single layer or a stacked-layer using an amorphous semiconductor, a microcrystalline semiconductor, and/or a crystalline semiconductor using any of the above semiconductor materials.

Note that a microcrystalline semiconductor is a semiconductor having an intermediate structure between amorphous and crystalline structures (including single crystal and polycrystal). A microcrystalline semiconductor is a semiconductor having a third state that is stable in terms of free energy and a crystalline semiconductor having short-range order and lattice distortion, in which columnar or needle-like mixed phase grains having a size of 2 nm to 200 nm, preferably 10 nm to 80 nm, more preferably 20 nm to 50 nm have grown in a direction normal to the substrate surface. Therefore, there is a case in which a crystal grain boundary is formed at the interface between the columnar or needle-like mixed phase grains.

The Raman spectrum of microcrystalline silicon, which is a typical example of a microcrystalline semiconductor, is located in a lower wave number side than 520 cm⁻¹, which represents single crystal silicon. That is, the peak of the Raman spectrum of the microcrystalline silicon exists between 520 cm⁻¹ which represents single crystal silicon and 480 cm⁻¹ which represents amorphous silicon. The microcrystalline semiconductor includes hydrogen or halogen at least 1 at. % to terminate a dangling bond. Moreover, when the microcrystalline semiconductor contains a rare gas element such as helium, argon, neon, krypton, or xenon to further promote lattice distortion, stability is increased and a favorable microcrystalline semiconductor can be obtained. Such a microcrystalline semiconductor is disclosed in, for example, U.S. Pat. No. 4,409,134.

Here, for the semiconductor film 135, a stacked-layer structure including a microcrystalline semiconductor region 131 and an amorphous semiconductor region 133 is employed.

The microcrystalline semiconductor region 131 has a surface with a sharp projection and/or a sharp depression; the projection has a conical or pyramidal shape whose width decreases from the gate insulating film 107 side toward the amorphous semiconductor region 133 (a tip of the projection has an acute angle). Note that the microcrystalline semiconductor region 131 may have a surface with an inverted conical or pyramidal shape whose width increases from the gate insulating film 107 side toward the amorphous semiconductor region 133.

In the microcrystalline semiconductor region 131, nitrogen concentration is high at least in the projection region. An NH group or an NH₂ group may be contained in a crystal grain boundary included in the microcrystalline semiconductor region 131. When the concentration of nitrogen contained in the projection region of the microcrystalline semiconductor region 131 which is measured by secondary ion mass spectrometry is higher than or equal to 1×10²⁰ atoms/cm³ and lower than or equal to 1×10²¹ atoms/cm³, preferably higher than or equal to 2×10²⁰ atoms/cm³ and lower than or equal to 1×10²¹ atoms/cm³, it is possible to form a projection and/or a depression having a conical or pyramidal shape or an inverted conical or pyramidal shape.

The amorphous semiconductor region 133 is formed using an amorphous semiconductor containing nitrogen. Nitrogen of the amorphous semiconductor containing nitrogen may exist, for example, as an NH group or an NH₂ group. As the amorphous semiconductor, amorphous silicon is used.

The amorphous semiconductor containing nitrogen is a semiconductor having a less amount of the defect absorption spectrum and lower energy at an Urbach edge, measured by a constant photocurrent method (CPM) or photoluminescence spectroscopy, as compared to a conventional amorphous semiconductor. That is, as compared to the conventional amorphous semiconductor, the amorphous semiconductor containing nitrogen is a well-ordered semiconductor which has fewer defects and whose tail of a level at a band edge in the valence band is steep. Since the amorphous semiconductor containing nitrogen has a steep tail of a level at a band edge in the valence band, the band gap gets wider and less tunneling current flows. Therefore, the amorphous semiconductor containing nitrogen is provided between the microcrystalline semiconductor region 131 and the impurity semiconductor films 127 and 129, whereby the off-state current of the thin film transistor can be reduced. In addition, by providing the amorphous semiconductor containing nitrogen, the on-state current and the field-effect mobility can be increased.

Further, a peak region of a spectrum of the amorphous semiconductor containing nitrogen, obtained by performing low-temperature photoluminescence spectroscopy is greater than or equal to 1.31 eV and less than or equal to 1.39 eV. Note that a peak region of a spectrum of a microcrystalline semiconductor, typically microcrystalline silicon, obtained by performing low-temperature photoluminescence spectroscopy is greater than or equal to 0.98 eV and less than or equal to 1.02 eV. Therefore, the amorphous semiconductor containing nitrogen is different from a microcrystalline semiconductor.

Further, a semiconductor crystal grain whose grain size is greater than or equal to 1 nm and less than or equal to 10 nm, preferably greater than or equal to 1 nm and less than or equal to 5 nm is included in the amorphous semiconductor region 133, so that the on-state current and the filed-effect mobility of the thin film transistor can be further increased.

The impurity semiconductor films 127 and 129 may be provided as necessary. For example, in the case where the semiconductor film is formed using a silicon film or a silicon germanium film and an n-channel thin film transistor is used, amorphous silicon to which phosphorus is added, microcrystalline silicon to which phosphorus is added, or the like is used for forming the impurity semiconductor films 127 and 129. Alternatively, a structure in which amorphous silicon to which phosphorus is added and microcrystalline silicon to which phosphorus is added are stacked can be employed. In the case of a p-channel thin film transistor, the impurity semiconductor films 127 and 129 are formed using microcrystalline silicon to which boron is added, amorphous silicon to which boron is added, or the like is used.

The first electrode 123 and the second electrode 125 a can be formed as a single layer or a stacked layer using any of aluminum, copper, titanium, neodymium, scandium, molybdenum, chromium, tantalum, tungsten, and/or the like. An aluminum alloy to which an element to prevent a hillock is added (e.g., an Al—Nd alloy which can be used for the scan line 103) may also be used. Alternatively, crystalline silicon to which an impurity element serving as a donor is added may be used. The first electrode 123 and the second electrode 125 a may have a stacked-layer structure in which a layer on the side which is in contact with the crystalline silicon to which an impurity element serving as a donor is added is formed using titanium, tantalum, molybdenum, tungsten, or a nitride of any of these elements and aluminum or an aluminum alloy is formed thereover. Alternatively, another stacked-layer structure may be employed in which an upper surface and a lower surface of a layer of aluminum or an aluminum alloy are sandwiched between titanium, tantalum, molybdenum, tungsten, or a nitride of any of these elements.

Note that the third electrode 125 b is formed at the same time as the first electrode 123 and the second electrode 125 a. Therefore, the third electrode 125 b has a material and a stacked-layer structure similar to those of the first electrode 123 and the second electrode 125 a. In addition, the first electrode 123 is a region where part of the signal line 121 is projected. Therefore, the signal line 121 has a material and a stacked-layer structure similar to those of the first electrode 123.

The insulating film 138 can be formed using a material similar to that of the gate insulating film 107 as appropriate. Note that in the case where the insulating film 138 has a stacked-layer structure, a layer that is in contact with the semiconductor film 135 is preferably formed using an oxide film that is a silicon oxide film, an aluminum oxide film, or the like. This is because a region of the semiconductor film 135, which is in contact with the insulating film 138, functions as a channel region in the case where a back gate electrode is provided over the insulating film 138, and the reliability of the thin film transistor can be increased by reducing the nitrogen concentration of the channel region.

The pixel electrode 139 a can be formed using a light-transmitting conductive material such as indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added, or graphen.

The pixel electrode 139 b is formed at the same time as the pixel electrode 139 a. Therefore, the pixel electrode 139 b has a material and a stacked-layer structure similar to those of the pixel electrode 139 a.

FIG. 3B illustrates a cross-sectional structure of the capacitor taken along dashed-and-dotted line C-D in FIG. 1.

The capacitor 140 includes, over the substrate 101, the capacitor wiring 105 a, the second electrode 125 a, and the gate insulating film 107 provided between the capacitor wiring 105 a and the second electrode 125 a. The insulating film 138 which covers the gate insulating film 107 and the second electrode 125 a is formed. The pixel electrode 139 a which is connected to the second electrode 125 a is formed over the insulating film 138.

Although not illustrated, the thin film transistor 137 has a structure similar to that of the thin film transistor 136. The capacitor 141 connected to the thin film transistor 137 has a structure similar to that of the capacitor 140.

According to this embodiment, in a multi-domain liquid crystal display device, parasitic capacitance between a scan line and a signal line and between the scan line and one of a source electrode and a drain electrode of a thin film transistor can be reduced. Thus, display quality can be improved in a large-sized liquid crystal display device, a liquid crystal display device capable of high-speed operation, and a liquid crystal display device with high resolution. In addition, power consumption of the liquid crystal display device can be reduced.

Note that the structure described in this embodiment can be used in combination with any of the structures described in the other embodiments, as appropriate.

Embodiment 2

In this embodiment, a structure of a pixel, which has a structure different from that in Embodiment 1, of a liquid crystal display device whose wiring capacitance is reduced will be described with reference to FIG. 4 and FIG. 5. Note that a pixel in which one pixel is provided with a plurality of subpixels is described as a pixel 150 in this embodiment; however one embodiment of the present invention is not limited thereto.

FIG. 4 is a top view of the pixel 150 of a multi-domain liquid crystal display device, which is described in this embodiment, and FIG. 5 is a cross-sectional view taken along dashed-and-dotted line E-F in FIG. 4.

As illustrated in FIG. 4, the pixel 150 includes the scan line 103; a signal line 151 which intersects with the scan line 103; and the capacitor wiring 105 a and the capacitor wiring 105 b which extend in the same direction as the scan line 103. The scan line 103 is provided between the capacitor wiring 105 a and the capacitor wiring 105 b.

The pixel 150 includes a thin film transistor 166 and a thin film transistor 167 in the vicinity of the intersection portion of the scan line 103 and the signal line 151. The thin film transistor 166 includes a semiconductor film 165 a overlapped with the scan line 103, and a first electrode 153 and a second electrode 155 a which are overlapped with the semiconductor film 165 a. The first electrode 153 is a region projected from the signal line 151. The first electrode 153 and the second electrode 155 a serve as a source electrode and a drain electrode in the thin film transistor 166.

The thin film transistor 167 includes a semiconductor film 165 b overlapped with the scan line 103, and the first electrode 153 and a third electrode 155 b which are overlapped with the semiconductor film 165 b. The first electrode 153 and the third electrode 155 b serve as a source electrode and a drain electrode in the thin film transistor 167.

The second electrode 155 a included in the thin film transistor 166 is connected to a pixel electrode 169 a. Further, part of the second electrode 155 a and part of the pixel electrode 169 a are overlapped with the capacitor wiring 105 a. A capacitor includes the capacitor wiring 105 a, a gate insulating film, and the second electrode 155 a.

The third electrode 155 b included in the thin film transistor 167 is connected to a pixel electrode 169 b. Further, part of the third electrode 155 b and part of the pixel electrode 169 b are overlapped with the capacitor wiring 105 b. A capacitor includes the capacitor wiring 105 b, the gate insulating film, and the third electrode 155 b. In other words, the thin film transistors 166 and 167 are located almost at the center of the pixel 150 when seen form the above, like the thin film transistors 136 and 137, and formed between the pixel electrode 169 a and the pixel electrode 169 b in each subpixel of the pixel 150. Thus, parasitic capacitance generated between the second electrode 155 a and the pixel electrode 169 a and between the third electrode 155 b and the pixel electrode 169 b can be reduced and decrease in aperture ratio of the pixel 150 can be prevented.

The thin film transistor 166 and the thin film transistor 167 include the first electrode 153 which is one of the source electrode and the drain electrode, in common. In other words, in each pixel, only the first electrode 153 is an electrode projected from the signal line and is common in the thin film transistors 166 and 167; therefore, parasitic capacitance generated between the scan line 103 and the first electrode 153 projected from the signal line 151 can be reduced.

In the vicinity of the region where the thin film transistor 166 and the thin film transistor 167 are formed, the scan line 103 has a loop shape and becomes the scan line 103 a and the scan line 103 b. Part of the first electrode 153 is provided in an opening provided between the scan line 103 a and the scan line 103 b which have the loop shape. Therefore, when compared to the case where the thin film transistor 166 and the thin film transistor 167 are each provided with one of a source electrode and a drain electrode, the area where the scan line 103 and the first electrode 153 are overlapped with each other can be reduced, whereby parasitic capacitance generated between the scan line 103 and the first electrode 153 can be reduced. Since the total width of the scan line 103 a and the scan line 103 b is larger than the width of the scan line 103, increase in wiring resistance can be prevented and defects of the semiconductor device due to heat, electrostatic discharge, or the like can be reduced in the scan line 103 a and the scan line 103 b which diverge from the scan line 103.

From the above, the area where the scan line 103 and the first electrode 153 are overlapped with each other can be reduced and parasitic capacitance generated between the scan line 103 and the first electrode 153 can be reduced without a wide wiring width, that is, with keeping an aperture ratio. In addition, resistance in the pixel can be reduced.

In the pixel 150 in FIG. 4, a semiconductor film 165 c is provided between the scan line 103 a and the signal line 151, between the scan line 103 b and the signal line 151, between the capacitor wiring 105 a and the signal line 151, and between the capacitor wiring 105 b and the signal line 151. End portions of the semiconductor film 165 c are located on outer sides than the intersection portion of the scan line 103 a and the signal line 151, the intersection portion of the scan line 103 b and the signal line 151, the intersection portion of the capacitor wiring 105 a and the signal line 151, and the intersection portion of the capacitor wiring 105 b and the signal line 151. Thus, not only the gate insulating film but also the semiconductor film 165 c is formed between the above wirings; therefore, parasitic capacitance between the wirings can be reduced. Since the end portion of the semiconductor film 165 c is overlapped with one end portion of the scan line 103, parasitic capacitance between the one end portion of the scan line 103 and part of the first electrode 153 is reduced.

In the thin film transistor 166 and the thin film transistor 167, an end portion of the semiconductor film 165 a and an end portion of the semiconductor film 165 b are located on an inner side than the scan line 103. Thus, irradiation with backlight or external light to the semiconductor film 165 a and the semiconductor film 165 b can be reduced, and light leakage current of the thin film transistor 166 and the thin film transistor 167 can be reduced.

Note that the thin film transistors in this embodiment are provided with the second electrode 155 a and the third electrode 155 b on one side of the first electrode 153 when seen from the above. In other words, the first electrode 153 projected from the signal line is provided between the signal line 151, and the second electrode 155 a and the third electrode 155 b. Thus, a direction of current flow between the first electrode 153 and the second electrode 155 a and a direction of current flow between the first electrode 153 and the third electrode 155 b are substantially the same. In the case where the semiconductor film is a microcrystalline semiconductor film or a crystalline semiconductor film, when an alignment direction of crystal and the above directions of current flow are made substantially the same, electrical characteristics of the thin film transistors can be improved. Since the thin film transistor 166 and the thin film transistor 167 have different semiconductor films, leak current between the thin film transistors is small; moreover, a variation in electrical characteristics between pixels can be reduced. This is because electrical characteristics of one of the thin film transistors do not affect electrical characteristics of the other of the thin film transistors even when the electrical characteristics of the one of the thin film transistors are poor.

Note that the structure where a pixel is provided with two thin film transistors is described in this embodiment; however, one embodiment of the present invention is not limited thereto. A structure where a pixel may be provided with three or more thin film transistors and a plurality of pixel electrodes connected to the thin film transistors may be employed.

Next, the structure of the thin film transistor will be described with reference to FIG. 5.

FIG. 5 illustrates a cross-sectional structure of the thin film transistor 166 taken along dashed-and-dotted line E-F in FIG. 4.

The thin film transistor 166 includes, over the substrate 101, the scan line 103, the semiconductor film 165 a, the gate insulating film 107 provided between the scan line 103 and the semiconductor film 165 a, an impurity semiconductor film 157 and an impurity semiconductor film 159 which are in contact with the semiconductor film 165 a and serve as a source region and a drain region, the first electrode 153 in contact with the impurity semiconductor film 157, and the second electrode 155 a in contact with the impurity semiconductor film 159. An insulating film 168 covering the gate insulating film 107, the semiconductor film 165 a, the impurity semiconductor film 157, the impurity semiconductor film 159, the first electrode 153, and the second electrode 155 a is formed. The pixel electrode 169 a which is connected to the second electrode 155 a in an opening of the insulating film 168 is formed.

For the semiconductor film 165 a, a material and a structure similar to those of the semiconductor film 135 in Embodiment 1 can be used as appropriate.

Note that the semiconductor film 165 b is formed at the same time as the semiconductor film 165 a. Therefore, the semiconductor film 165 b has a material and a stacked-layer structure similar to those of the semiconductor film 165 a.

The impurity semiconductor films 157 and 159 may be formed as necessary. In the case where the impurity semiconductor films 157 and 159 are provided, materials and structures similar to those of the impurity semiconductor films 127 and 129 in Embodiment 1 can be used as appropriate.

For the first electrode 153 and the second electrode 155 a, materials and structures similar to those of the first electrode 123 and the second electrode 125 a in Embodiment 1 can be used as appropriate.

Note that the third electrode 155 b is formed at the same time as the first electrode 153 and the second electrode 155 a. Therefore, the third electrode 155 b has a material and a stacked-layer structure similar to those of the first electrode 153 and the second electrode 155 a. In addition, the first electrode 153 is a region where part of the signal line 151 is projected. Therefore, the signal line 151 has a material and a stacked-layer structure similar to those of the first electrode 153.

For the insulating film 168, a material and a structure similar to those of the insulating film 138 in Embodiment 1 can be used as appropriate.

For the pixel electrode 169 a, a material and a structure similar to those of the pixel electrode 139 a in Embodiment 1 can be used as appropriate.

The pixel electrode 169 b is formed at the same time as the pixel electrode 169 a. Therefore, the pixel electrode 169 b has a material and a stacked-layer structure similar to those of the pixel electrode 169 a.

According to this embodiment, in a multi-domain liquid crystal display device, parasitic capacitance between a scan line and a signal line and between the scan line and one of a source electrode and a drain electrode of a thin film transistor can be reduced. Thus, display quality can be improved in a large-sized liquid crystal display device, a liquid crystal display device capable of high-speed operation, and a liquid crystal display device with high resolution. In addition, power consumption of the liquid crystal display device can be reduced.

Note that the structure described in this embodiment can be used in combination with any of the structures described in the other embodiments, as appropriate.

Embodiment 3

In this embodiment, a method for manufacturing the thin film transistors described in Embodiments 1 and 2 will be described with reference to FIGS. 6A to 6D and FIGS. 7A and 7B. A method for manufacturing the thin film transistor 136 in Embodiment 1 is described here; however, the method can be applied to the thin film transistor 137 in Embodiment 1 and the thin film transistors 166 and 167 in Embodiment 2 as appropriate. Note that an n-channel thin film transistor has higher carrier mobility than a p-channel thin film transistor. Further, it is preferable that all thin film transistors formed over the same substrate have the same polarity because the number of manufacturing steps can be reduced. Therefore, in this embodiment, a method for manufacturing an n-channel thin film transistor is described.

As illustrated in FIG. 6A, the scan line 103 is formed over the substrate 101. Next, the gate insulating film 107 which covers the scan line 103 is formed, and a microcrystalline semiconductor film 109 is formed over the gate insulating film 107.

The scan line 103 can be formed in the following manner: a conductive film is formed over the substrate 101 by a sputtering method or a vacuum evaporation method using any of the above materials; a mask is formed over the conductive film by a photolithography method, an inkjet method, or the like; and the conductive film is etched using the mask. Alternatively, the scan line 103 can be formed by discharging a conductive nanopaste of silver, gold, copper, or the like over the substrate by an inkjet method and baking the conductive nanopaste. In order to improve adhesion between the scan line 103 and the substrate 101, a nitride film of any of the above metal materials may be provided between the substrate 101 and the scan line 103. In this embodiment, a conductive film is formed over the substrate 101 and etched using a mask which is formed of a resist formed by a photolithography method.

Note that side surfaces of the scan line 103 are preferably tapered. This is because an insulating film, a semiconductor film, and a wiring formed over the scan line 103 in later steps can be prevented from being cut at a step portion of the scan line 103. In order to taper the side surfaces of the scan line 103, etching may be performed while the mask which is formed of the resist is made to recede.

Through the step of forming the scan line 103, the capacitor wiring 105 a and the capacitor wiring 105 b can be formed at the same time.

The gate insulating film 107 can be formed by a CVD method, a sputtering method, or the like. When the gate insulating film 107 is formed, glow discharge plasma is generated by application of high-frequency power with a frequency of 3 MHz to 30 MHz, typically 13.56 MHz or 27.12 MHz in the HF band, or high-frequency power with a frequency of approximately 30 MHz to 300 MHz in the VHF band, typically 60 MHz. Alternatively, glow discharge plasma is generated by application of high-frequency power with a microwave frequency of 1 GHz or more. Note that a pulsed oscillation by which high-frequency power is applied in a pulsed manner or a continuous oscillation by which high-frequency power is applied continuously may be employed. In addition, by superimposing high-frequency power in the HF band and high-frequency power in the VHF band on each other, unevenness of plasma in a large-sized substrate is also reduced, so that uniformity can be improved and the deposition rate can be increased. When the gate insulating film 107 is formed using a microwave plasma CVD apparatus with a high frequency of 1 GHz or higher, the withstand voltage between the gate electrode and the drain and source electrodes can be improved, so that a highly reliable thin film transistor can be obtained.

Further, by forming a silicon oxide film by a CVD method using an organosilane gas as the gate insulating film 107, the crystallinity of the semiconductor film which is formed later can be improved, so that the on-state current and the field-effect mobility of the thin film transistor can be increased. Examples of the organosilane gas include silicon-containing compounds such as tetramethylsilane (TMS) (chemical formula: Si(CH₃)₄), tetramethylcyclotetrasiloxane (TMCTS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane (SiH(OC₂H₅)₃), and tris(dimethylamino)silane (SiH(N(CH₃)₂)₃).

The microcrystalline semiconductor film 109 is formed in a reaction chamber of a plasma CVD apparatus by glow discharge plasma using a mixture of hydrogen and a deposition gas containing silicon or germanium. Alternatively, the microcrystalline semiconductor film 109 may be formed by glow discharge plasma using a mixture of hydrogen, a deposition gas containing silicon or germanium, and a rare gas such as helium, argon, neon, krypton, or xenon. Here, microcrystalline silicon, microcrystalline silicon-germanium, or the like is formed under a condition where the deposition gas containing silicon or germanium is diluted with hydrogen whose flow rate is greater than or equal to 50 times and less than or equal to 1000 times that of the deposition gas. The deposition temperature is preferably room temperature to 350° C., more preferably 150° C. to 280° C. The distance between an upper electrode and a lower electrode is set to a distance which allows generation of plasma.

Typical examples of the deposition gas containing silicon or germanium include SiH₄, Si₂H₆, GeH₄, and Ge₂H₆.

When a rare gas such as helium, argon, neon, krypton, or xenon is added to a source gas of the microcrystalline semiconductor film 109, the deposition rate of the microcrystalline semiconductor film 109 can be increased. When the deposition rate is increased, the amount of impurities mixed into the microcrystalline semiconductor film 109 can be reduced. In addition, stable plasma can be generated without application of high power. Therefore, plasma damage to the microcrystalline semiconductor film 109 can be reduced and the crystallinity of the microcrystalline semiconductor film 109 can be improved.

For generation of glow discharge plasma in the formation step of the microcrystalline semiconductor film 109 by a CVD method, the generation condition of the glow discharge plasma when the gate insulating film 107 is formed can be employed as appropriate.

Then, as illustrated in FIG. 6B, a semiconductor film 111 is formed over the microcrystalline semiconductor film 109. The semiconductor film 111 includes a microcrystalline semiconductor region 111 a and an amorphous semiconductor region 111 b. Then, an impurity semiconductor film 113 is formed over the semiconductor film 111. Then, a mask is formed over the impurity semiconductor film 113.

The semiconductor film 111 including the microcrystalline semiconductor region 111 a and the amorphous semiconductor region 111 b can be formed under a condition which causes partial crystal growth using the microcrystalline semiconductor film 109 as a seed crystal (a condition under which the crystal growth is suppressed).

The semiconductor film 111 is formed in the process chamber of the plasma CVD apparatus by glow discharge plasma using a mixture of hydrogen, a gas containing nitrogen, and a deposition gas containing silicon or germanium. Examples of the gas containing nitrogen include ammonia, nitrogen, nitrogen fluoride, nitrogen chloride, chloroamine, fluoroamine, and the like. Glow discharge plasma can be generated as in the case of the gate insulating film 107.

In this case, the flow ratio of hydrogen and the deposition gas containing silicon or germanium is set so as to allow the formation of a microcrystalline semiconductor film as in the case of the microcrystalline semiconductor film 109, and a gas containing nitrogen is further used for the source gas, whereby crystal growth can be suppressed as compared to the deposition condition fir the microcrystalline semiconductor film 109. Specifically, since a gas containing nitrogen is included in the source gas, the crystal growth is partly suppressed at an early stage of the deposition of the semiconductor film 111; thus, a conical or pyramidal microcrystalline semiconductor region grows, and an amorphous semiconductor region is formed. Furthermore, at a middle stage or a later stage of the deposition, the crystal growth of the conical or pyramidal microcrystalline semiconductor region stops, and only the amorphous semiconductor region is deposited. As a result, in the semiconductor film 111, the microcrystalline semiconductor region 111 a and the amorphous semiconductor region 111 b which is formed using a well-ordered semiconductor film having fewer defects and a steep tail of a level at a band edge in the valence band, can be formed.

Here, a typical example of a condition for forming the semiconductor film 111 is a condition where the flow rate of hydrogen is 10 times to 2000 times, preferably 10 times to 200 times that of the deposition gas containing silicon or germanium. Note that in a typical example of a condition for forming a normal amorphous semiconductor film, the flow rate of hydrogen is 0 times to 5 times that of the deposition gas containing silicon or germanium.

By adding a rare gas such as helium, argon, neon; krypton, or xenon to the source gas of the semiconductor film 111, the deposition rate can be increased.

The thickness of the semiconductor film 111 is preferably 50 nm to 350 nm, more preferably 120 nm to 250 nm.

Here, the semiconductor film 111 including the microcrystalline semiconductor region 111 a and the amorphous semiconductor region 111 b is formed using the source gas including the gas containing nitrogen. Alternatively, the semiconductor film 111 including the microcrystalline semiconductor region 111 a and the amorphous semiconductor region 111 b can be formed in the following manner: the surface of the microcrystalline semiconductor film 109 is exposed to a gas containing nitrogen so that nitrogen is adsorbed to the surface of the microcrystalline semiconductor film 109, and then film deposition is performed using hydrogen and a deposition gas containing silicon or germanium as a source gas.

The impurity semiconductor film 113 is formed in a reaction chamber of the plasma CVD apparatus by glow discharge plasma using a mixture of hydrogen, phosphine (diluted with hydrogen or silane), and a deposition gas containing silicon, whereby amorphous silicon to which phosphorus is added or microcrystalline silicon to which phosphorus is added is formed. In the case of manufacturing a p-channel thin film transistor, as the impurity semiconductor film 113, amorphous silicon to which boron is added or microcrystalline silicon to which boron is added may be formed by glow discharge plasma using diborane instead of phosphine.

Further, in the case where the impurity semiconductor film 113 is formed using microcrystalline silicon to which phosphorus is added or microcrystalline silicon to which boron is added, a microcrystalline semiconductor film, typically a microcrystalline silicon film, is formed between the semiconductor film 111 and the impurity semiconductor film 113, so that characteristics of the interface can be improved. As a result, resistance generated at the interface between the impurity semiconductor film 113 and the semiconductor film 111 can be reduced. Therefore, the amount of current flow through the source region, the semiconductor film, and the drain region of the thin film transistor can be increased and the on-state current and the field-effect mobility can be increased.

The mask can be formed by a photolithography step.

Next, the microcrystalline semiconductor film 109, the semiconductor film 111, and the impurity semiconductor film 113 are etched using the mask. By this step, the microcrystalline semiconductor film 109, the semiconductor film 111, and the impurity semiconductor film 113 are divided for each element, whereby a semiconductor film 116 and an impurity semiconductor film 117 are formed. The semiconductor film 116 includes a microcrystalline semiconductor region 114 which includes part of the microcrystalline semiconductor film 109 and part of the microcrystalline semiconductor region 111 a of the semiconductor film 111; and an amorphous semiconductor region 115 which includes pan of the amorphous semiconductor region 111 b of the semiconductor film 111. Then, the mask is removed (see FIG. 6C).

Next, a conductive film 119 is formed over the impurity semiconductor film 117 (see FIG. 6D). The conductive film 119 is formed by a CVD method, a sputtering method, or a vacuum evaporation method.

Next, a mask which is formed of a resist is formed through a photolithography step, and the conductive film 119 is etched using the mask which is formed of the resist to form the first electrode 123 and the second electrode 125 a which serve as a source and drain electrodes. The etching of the conductive film 119 can be dry etching or wet etching. Alternatively, the first electrode 123 and the second electrode 125 a may be formed by discharging a conductive nanopaste of silver, gold, copper, or the like by a screen printing method, an inkjet method, or the like and baking the conductive nanopaste. Note that the third electrode 125 b and the signal line 121 are formed in this step.

Then, the impurity semiconductor film 117 and the semiconductor film 116 are partly etched, whereby the impurity semiconductor films 127 and 129 serving as a source and drain regions are formed. In addition, the semiconductor film 135 including the microcrystalline semiconductor region 114 and the amorphous semiconductor region 133 having a depression is formed.

Here, end portions of the first electrode 123 and the second electrode 125 a are aligned with end portions of the impurity semiconductor film 127 and the impurity semiconductor film 129. However, the end portions of the first electrode 123 and the second electrode 125 a and the end portions of the impurity semiconductor film 127 and the impurity semiconductor film 129 are not necessarily aligned with each other; the end portions of the first electrode 123 and the second electrode 125 a may be located on an inner side than the end portions of the impurity semiconductor film 127 and the impurity semiconductor film 129 in a cross section.

Next, dry etching may be performed. The dry etching is performed under a condition where the amorphous semiconductor region 133 is not damaged and the etching rate with respect to the amorphous semiconductor region 133 is low. As an etching gas, Cl₂, CF₄, N₂, or the like is typically used. There is no particular limitation on an etching method, and an inductively coupled plasma (ICP) method, a capacitively coupled plasma (CCP) method, an electron cyclotron resonance (ECR) method, a reactive ion etching (RIE) method, or the like can be used.

Then, the surface of the amorphous semiconductor region 133 is subjected to plasma treatment typified by water plasma treatment, oxygen plasma treatment, ozone plasma treatment, N₂O plasma treatment, plasma treatment using an oxidizing gas atmosphere, an example of which is plasma treatment using a mixed gas of oxygen and hydrogen, or the like. After that, the mask is removed. The mask may be removed before the dry etching of the impurity semiconductor film 117 and the semiconductor film 116.

As described above, dry etching is additionally performed under a condition where the amorphous semiconductor region 133 is not damaged, whereby an impurity such as a residue over the exposed amorphous semiconductor region 133 can be removed. Further, the dry etching may be followed by water plasma treatment or plasma treatment using a mixed gas of hydrogen and oxygen, whereby defects of the amorphous semiconductor region 133 can be reduced. Accordingly, the off-state current of the thin film transistor to be completed later can be reduced and a variation in electrical characteristics can be reduced.

Note that the mask which is formed of the resist is formed over the conductive film 119 in the photolithography step, and the conductive film 119 is etched using the mask which is formed of the resist; whereby the first electrode 123 and the second electrode 125 a which serve as a source and drain electrodes are formed. Next, the impurity semiconductor film 117 is etched to form the impurity semiconductor films 127 and 129 which serve as the source and drain regions. At this time, part of the semiconductor film 116 is etched in some cases. Next, after the mask is removed, part of the semiconductor film 116 may be etched to form the amorphous semiconductor region 133. In the case where a mixed gas of oxygen, HBr, and at least one of CF₄, NF₃, and SF₆ is used as an etching gas in the above etching step, a residue to be generated in the etching can be reduced, so that a variation in the characteristics of the thin film transistor can be reduced.

In addition, after the mask is removed, part of the amorphous semiconductor region 115 is etched using the first electrode 123 and the second electrode 125 a, whereby the amorphous semiconductor region 133 having a depression is formed. Thus, the amorphous semiconductor region which is in contact with the resist stripper and the residue of the resist is not left in a back channel because they are removed by the etching. Consequently, leakage current due to the resist stripper and the residue of the resist left in a back channel is not generated, which can further reduce the off-state current of the thin film transistor.

Through the above-described process, a single-gate thin film transistor can be manufactured (see FIG. 7A). In addition, since the thin film transistor of this embodiment is an inverted staggered thin film transistor, a single-gate thin film transistor with high on-state current and high field-effect mobility, and low off-state current, in which change in electrical characteristics is suppressed can be manufactured with high productivity.

Next, as illustrated in FIG. 7B, the insulating film 138 is formed over the semiconductor film 135, the impurity semiconductor film 127, the impurity semiconductor film 129, the first electrode 123, and the second electrode 125 a. The insulating film 138 can be formed in a manner similar to that of the gate insulating film 107.

Then, an opening is formed in the insulating film 138 with the use of the mask which is formed of the resist in a photolithography step. The pixel electrode 139 a is formed over the insulating film 138.

Through the above process, the thin film transistor and the pixel electrode connected to the thin film transistor can be manufactured.

Note that the structure described in this embodiment can be used in combination with any of the structures described in the other embodiments, as appropriate.

This application is based on Japanese Patent Application serial no. 2010-282635 filed with Japan Patent Office on Dec. 20, 2010, the entire contents of which are hereby incorporated by reference. 

What is claimed is:
 1. A display device comprising: a transistor; a capacitor electrically connected to the transistor; a first line extending along a first direction and comprising an opening; a second line extending along a second direction, crossing the first line, and comprising a region overlapping with the opening; a third line extending along the first direction; a conductive layer made from a same material and provided in a same plane as the second line; a semiconductor film comprising a region overlapping with the first line and comprising a channel region of the transistor; a pixel electrode electrically connected to the semiconductor film; wherein the second line comprises a projection extending along the first direction, wherein the projection comprises a region overlapping with the opening, wherein the projection comprises a region that can function as a first electrode of the transistor, wherein the first line and the third line are made from a same material and provided in a same plane, wherein the third line comprises a region that can function as a first electrode of the capacitor, wherein the region of the third line overlaps with the conductive layer, and wherein the conductive layer comprises a region that can function as a second electrode of the transistor and a region than can function as a second electrode of the capacitor.
 2. The display device according to claim 1, wherein end portions of the semiconductor film are located on outer sides than a portion where the second line, the projection, and the conductive layer, intersect with the first line and the third line.
 3. The display device according to claim 1, wherein the semiconductor film overlaps with the second line.
 4. The display device according to claim 1, wherein the semiconductor film overlaps with the third line.
 5. The display device according to claim 1, wherein the region of the conductive layer that can function as a second electrode of the capacitor extends along the first direction.
 6. The display device according to claim 1, wherein the semiconductor film comprises a region overlapping with the opening.
 7. The display device according to claim 1, wherein the semiconductor film is formed by using silicon layer.
 8. The display device according to claim 1, wherein the semiconductor film is formed by using an oxide semiconductor film.
 9. A display device comprising: a substrate; a first insulating layer over the substrate; a first transistor and a second transistor; a first capacitor and a second capacitor electrically connected to a first electrode of the first transistor and to a first electrode of the second transistor, respectively; a first capacitor wiring and a second capacitor wiring between the substrate and the first insulating layer, each of the first capacitor wiring and the second capacitor wiring extending along a first direction; a first conductive layer and a second conductive layer each over the first insulating layer; a second insulating layer over the first conductive layer and the second conductive layer; a first pixel electrode and a second pixel electrode over the second insulating layer and electrically connected to the first electrode of the first transistor and to the first electrode of the second transistor, respectively; a scan line between the substrate and the first insulating layer, the scan line extending generally along the first direction and comprising an opening; and a third conductive layer continuously formed, crossing the scan line, the first capacitor wiring, and the second capacitor wiring, and overlapping the opening; wherein the scan line, the first capacitor wiring, and the second capacitor wiring are formed from a same first material and are provided in a same first plane between the substrate and the first insulating layer, wherein the first conductive layer, the second conductive layer, and the third conductive layer are formed from a same second material and are provided in a same second plane over the first insulating layer; wherein the first transistor comprises a first portion of the scan line, the first conductive layer, and a first portion of the third conductive layer as a gate electrode, a first electrode, and a second electrode, respectively, wherein the second transistor comprises a second portion of the scan line, the second conductive layer, and a second portion of the third conductive layer as a gate electrode, a first electrode, and a second electrode, respectively, wherein the first capacitor comprises the first capacitor wiring and the first conductive layer as a first electrode and a second electrode, respectively, wherein the second capacitor comprises the second capacitor wiring and the second conductive layer as a first electrode and a second electrode, respectively, wherein the first portion of the third conductive layer and the second portion of the third conductive layer only partly overlap with the opening, wherein the first pixel electrode overlaps the first capacitor and is in direct contact with the first conductive layer via a first contact opening in the second insulating layer, the first contact opening entirely overlapping with the first capacitor wiring, and wherein the second pixel electrode overlaps the second capacitor and is in direct contact with the second conductive layer via a second contact opening in the second insulating layer, the second contact opening entirely overlapping with the second capacitor wiring.
 10. The display device according to claim 9, further comprising a semiconductor film overlapping with a signal line comprised in the third conductive layer.
 11. The display device according to claim 9, wherein the third conductive layer comprises a signal line extending along a second direction and a signal electrode extending from the signal line along the first direction, wherein the signal electrode overlaps with the opening, and wherein the signal electrode comprises the first portion and the second portion of the third conductive layer.
 12. A display device comprising: a substrate; a first insulating layer over the substrate; a first transistor and a second transistor; a first capacitor and a second capacitor electrically connected to a first electrode of the first transistor and to a first electrode of the second transistor, respectively; a first capacitor wiring and a second capacitor wiring between the substrate and the first insulating layer, each of the first capacitor wiring and the second capacitor wiring extending along a first direction; a first conductive layer and a second conductive layer each over the first insulating layer; a second insulating layer over the first conductive layer and the second conductive layer; a first pixel electrode and a second pixel electrode over the second insulating layer and electrically connected to the first electrode of the first transistor and to the first electrode of the second transistor, respectively; a scan line between the substrate and the first insulating layer, the scan line extending generally along the first direction and comprising an opening; a first semiconductor film over the first insulating layer and below the second insulating layer and the first conductive layer, and overlapping with a first portion of the scan line; a second semiconductor film over the first insulating layer and below the second insulating layer and the second conductive layer, and overlapping with a second portion of the scan line; and a third conductive layer continuously formed, crossing the scan line, the first capacitor wiring, and the second capacitor wiring, and overlapping the opening; wherein the scan line, the first capacitor wiring, and the second capacitor wiring are formed from a same first material and are provided in a same first plane between the substrate and the first insulating layer, wherein the first conductive layer, the second conductive layer, and the third conductive layer are formed from a same second material and are provided in a same second plane over the first insulating layer; wherein the first transistor comprises the first semiconductor film, the first portion of the scan line, the first conductive layer, and a first portion of the third conductive layer as a channel region, a gate electrode, a first electrode, and a second electrode, respectively, wherein the second transistor comprises the second semiconductor film, the second portion of the scan line, the second conductive layer, and a second portion of the third conductive layer as a channel region, a gate electrode, a first electrode, and a second electrode, respectively, wherein the first capacitor comprises the first capacitor wiring and the first conductive layer as a first electrode and a second electrode, respectively, wherein the second capacitor comprises the second capacitor wiring and the second conductive layer as a first electrode and a second electrode, respectively, wherein the first portion of the third conductive layer and the second portion of the third conductive layer only partly overlap with the opening, wherein the first pixel electrode overlaps the first capacitor and is in direct contact with the first conductive layer via a first contact opening in the second insulating layer, the first contact opening entirely overlapping with the first capacitor wiring, and wherein the second pixel electrode overlaps the second capacitor and is in direct contact with the second conductive layer via a second contact opening in the second insulating layer, the second contact opening entirely overlapping with the second capacitor wiring.
 13. The display device according to claim 12, further comprising a third semiconductor film between the scan line and the third conductive layer, between the first capacitor wiring and the third conductive layer, and between the second capacitor wiring and the third conductive layer.
 14. The display device according to claim 12, further comprising a third semiconductor film overlapping with a signal line comprised in the third conductive layer.
 15. The display device according to claim 12, wherein the third conductive layer comprises a signal line extending along a second direction and a signal electrode extending from the signal line along the first direction, wherein the signal electrode overlaps with the opening, and wherein the signal electrode comprises the first portion and the second portion of the third conductive layer.
 16. A display device comprising: a substrate; a first insulating layer over the substrate; a first transistor and a second transistor; a first capacitor and a second capacitor electrically connected to a first electrode of the first transistor and to a first electrode of the second transistor, respectively; a first capacitor wiring and a second capacitor wiring between the substrate and the first insulating layer, each of the first capacitor wiring and the second capacitor wiring extending along a first direction; a first conductive layer and a second conductive layer each over the first insulating layer; a second insulating layer over the first conductive layer and the second conductive layer; a first pixel electrode and a second pixel electrode over the second insulating layer and electrically connected to the first electrode of the first transistor and to the first electrode of the second transistor, respectively; a scan line between the substrate and the first insulating layer, the scan line extending generally along the first direction and comprising an opening; a semiconductor film over the first insulating layer, below the second insulating layer, the first conductive layer, and the second conductive layer, continuously formed, and overlapping with the scan line; a signal line over the second insulating layer, extending generally along a second direction, crossing the scan line, the first capacitor wiring, and the second capacitor wiring, and overlapping the opening; and a signal electrode extending from the signal line along the first direction, wherein the scan line, the first capacitor wiring, and the second capacitor wiring are formed from a same first material and are provided in a same first plane, wherein the first conductive layer, the second conductive layer, the signal line, and the signal electrode are formed from a same second material and are provided in a same second plane; wherein the first transistor comprises a first portion of the scan line, the first conductive layer, a first portion of the signal electrode, and a first region of the semiconductor film as a gate electrode, a first electrode, a second electrode, and a channel region, respectively, wherein the second transistor comprises a second portion of the scan line, the second conductive layer, a second portion of the signal electrode, and a second region of the semiconductor film as a gate electrode, a first electrode, a second electrode, and a channel region, respectively, wherein the first capacitor comprises the first capacitor wiring and the first conductive layer as a first electrode and a second electrode, respectively, wherein the second capacitor comprises the second capacitor wiring and the second conductive layer as a first electrode and a second electrode, respectively, wherein the signal electrode only partially overlaps with the opening, wherein the first pixel electrode overlaps the first capacitor and is in direct contact with the first conductive layer via a first contact opening in the second insulating layer, the first contact opening entirely overlapping with the first capacitor wiring, and wherein the second pixel electrode overlaps the second capacitor and is in direct contact with the second conductive layer via a second contact opening in the second insulating layer, the second contact opening entirely overlapping with the second capacitor wiring.
 17. The display device according to claim 16, wherein end portions of the semiconductor film are located on outer sides than a portion where the signal line, the signal electrode, the first conductive layer, and the second conductive layer intersect with the scan line, the first capacitor wiring, and the second capacitor wiring.
 18. The display device according to claim 16, wherein the semiconductor film overlaps with the signal line.
 19. The display device according to claim 16, wherein the semiconductor film overlaps with the first capacitor wiring and with the second capacitor wiring.
 20. The display device according to claim 16, wherein a space between the first transistor and the second transistor overlaps with the opening. 